I. INTRODUCTION
T HE trend towards reconfigurable radio transceiver architectures asks for band-pass filters with good selectivity and a flexibly tunable center frequency. The off-chip available solution is to use an array of dedicated, bulky, off-chip and non-tunable filters such as SAW filters. Although BAW filters [1] , [2] have been introduced as a system in package solutions, their center frequency is sensitive to the thickness variation of the piezoelectric material and the achievable tunability is quite limited [1] , [2] . If they are used for reconfigurable receivers, an array of them is necessary which again leads to the usage of a considerable amount of area. On the other hand, there are several techniques to make integrated RF band-pass filters such as LC filters [3] - [5] , often with Q-enhancement techniques, -C filters [5] - [7] , N-path and pseudo N-path filters [8] - [14] . LC filters have several disadvantages such as high area consumption due to inductors which do not obey process scaling and have low quality factor, limited tunability and poor dynamic range [3] - [5] . The main drawbacks of -C filters are the tradeoffs among power consumption, quality factor, center frequency and dynamic range and the need for tuning circuitry [5] , [7] , [15] .
Recently there has been renewed interest in the translational impedance conversion of N-path filters [14] , [16] - [20] . Due to the "transparency" of the passive mixer, the baseband impedance is translated to frequencies around the clock frequency [8] - [10] . Interesting features of these filters are their direct tunability with , potentially higher quality factor compared to on-chip CMOS LC filters, high linearity and graceful scaling with process. N-path filters with capacitive baseband impedances can imitate an RLC tank whose center frequency can be tuned by changing its clock frequency [8] , [14] , [21] . A 4-path filter with capacitive baseband impedances and its LTI (Linear Time Invariant) equivalent around are depicted in Fig. 1(a) and (b), respectively [14] , [16] - [19] , [21] . At frequencies far from , the baseband capacitors will be shorted to ground and thus the filter will be simplified to a simple resistive division between source resistance and switch resistance [16] (Fig. 1(c) ). N-path filters [21] have two main limitations: 1) The switch resistance limits the ultimate rejection to where is the source impedance (16 dB for and ) [14] , [16] , [20] ; 2) Recently published N-path filters have only second order filtering, and higher orders have 0018-9200/$31.00 © 2012 IEEE only been achieved by cascading [13] , still rendering a "round" band-pass filter shape.
In [22] a new method to increase the order of the band-pass filter while having a better pass-band shape compared to [13] , [21] has been proposed. It [22] also weakens the effect of the switch-resistance on the ultimate rejection obtaining dB ultimate rejection in a 65 nm CMOS chip. This paper analyzes the filter properties, especially its transfer function, noise figure and the effect of signal splitting. Furthermore, it compares practically achieved results with theory and simulation.
The outline of the paper is as follows: In Section II, the idea of subtraction as a method to obtain a 4th order BPF from two 2nd order BPFs with different center frequencies will be introduced. Subsequently, in Section III the idea of shifting the center frequency of a 4-path filter upward and downward exploiting a switched -C technique will be discussed. Moreover, we discuss how the frequency shifts are implemented using a switched -C technique. Consequently, utilization of this idea into the subtraction circuit, will be discussed. In Section IV, signal splitting to supply the input voltage signal to the two shifted 4-path 2nd order BPFs and its effect on the resultant filter will be discussed. Section V and VI discuss the filter realization and measurements, respectively. In Section VII, conclusions will be drawn.
II. INCREASING BPF ORDER BY SUBTRACTION
In this work, we propose to use subtraction as a means to achieve a 4th order band-pass filter from the two 2nd order bandpass filters with slightly different center frequencies. The main idea is illustrated in Fig. 2 . Intuitively, the relation between the phase of and ( and ) is approximately in the pass-band of the resultant filter and therefore due to the subtraction, they will add up. However, for frequencies far out of the pass-band region of the resultant filter, the signals in the 2 paths are almost in-phase and will cancel each other. Mathematically, the transfer function of each path in Fig. 2 is:
(1) where and are center frequencies and bandwidths of the two paths. If the bandwidth of each path is the same and assuming that and , the total transfer function of the resultant filter will be:
Now, we want to synthesize a 4th order BPF which has a bandwidth of BW(Hz) and is centered at . Let us assume that the desired LPF prototype is . For this purpose, the values needed for and are and , respectively. For example, by subtracting the outputs of two 2nd order BPFs with bandwidth of 87 MHz centered at GHz and GHz, a 4th order BPF centered at GHz with 0.05 dB ripple and bandwidth of 124 MHz will result (Fig. 3) .
Each RLC tank in Fig. 2 can be replaced by a 4-path passive mixer filter with different clock frequencies ( and , one for each path). In this way, a tunable 4th order BPF can be made (Fig. 4(a) ). Another property of this filter is that it can improve the limited ultimate rejection of conventional N-path filters. The filter shown in Fig. 4 (a) will reduce to Fig. 4(b) , for input frequencies far from the center frequency of the filter. In the case of no mismatch in the subtraction and the switch resistance values of upper and lower paths, the ultimate rejection will be infinite . In case of switch resistance mismatch between upper and lower path, the ultimate rejection will be limited to . Compared to the ultimate rejection of conventional N-path filters, a great improvement has been introduced. For example for a 1% mismatch between the switch resistance values of the upper and lower path and assuming and , the ultimate rejection will be 55 dB compared to 16 dB ultimate rejection of conventional N-path filters. A disadvantage of the filter shown in Fig. 4(a) is the need for a complicated clock circuitry. Instead, an alternative way is proposed to realize the filter with just one clock frequency which is discussed in Section III.
III. SHIFTING THE CENTER FREQUENCY OF A 4-PATH FILTER
The idea of shifting the center frequency of the 4-path filter with respect to the switching frequency using a -C technique is illustrated in Fig. 5 . The idea of shifting the center frequency of a 4-path filter has recently also been proposed independently in [18] . By exploiting the poly-phase signals in the baseband of a 4-path filter, its center frequency can be changed upward or downward with respect to the clock frequency. By doing a clockwise and counter clockwise feeding of the cells to the baseband nodes of a 4-path filter with capacitive baseband impedances, the center frequency of the filter is changed to and , respectively. Consequently, the upper and lower path of the filter depicted in Fig. 4(a) can be substituted by the circuits shown in Fig. 5(a) and (b), respectively. In this way instead of two different clock frequencies, one clock frequency will suffice. This is a great advantage, because considering two slightly different clock frequencies on an IC will cause serious interference problems.
When is around , the phase relation between the voltages of baseband nodes of a 4-path filter can be described by . By exploiting that, the interactions between the baseband nodes due to the cells in filters shown in Fig. 5 can be lumped to an effective baseband admittance when the input frequency is around . for around for filter shown in Fig. 5(a) is illustrated in Fig. 6(a) . From Fig. 6(a) , and , where is (In the same way the filter shown in Fig. 5(b) can be analyzed). Therefore the center frequency of the baseband admittance is modified from zero to for and for , however for , the center frequency of the baseband admittance does not change. In N-path filters, the baseband admittance characteristics will be translated to [8] , [9] , [19] . This means that the center frequency of the filter shifts upward around and downward around by . The situation is different around in which the center frequency does not change. Instead the s create a negative resistance, , in parallel with each baseband capacitor which leads to an increase in the pass-band gain and reduction of bandwidth at . This behavior is shown in Fig. 6 (b). It is found that exploiting the differential s with good common-mode rejection can prevent the creation of this negative resistance 1 at . Exploiting the differential s is illustrated in Fig. 7 . The filter with the differential s acts the same as the one with the single-ended s for input frequencies around and , however for input frequencies around because of the fact that and , the output current of both differential s will be diminished to zero . As a result, there will be no effect from the differential s and the filter operates similar to a conventional 4-path filter for input frequencies around . The frequency shifting with single-ended and differential transconductances has been compared in Fig. 8 (see Section V). As can be seen, exploiting the differential s suppresses the positive feedback at even harmonics of . Fig. 9 shows a tunable 4th order BPF based on the subtraction of two 2nd order BPFs whose center frequencies are shifted upward and downward relative to using the differential cells. Additionally, a second set of switches has been added to each path to increase the ultimate rejection of each path. In this way, node instead of node in Fig. 5 (a) and (b) is exploited. Therefore the ultimate rejection of the filter will be much less prone to the mismatch in the subtraction circuitry and switches. As mentioned before, there is no contribution from the differential s at in both paths. As a result, both paths operate similar to each other and accordingly the band-pass filter shape at will be suppressed due to the subtraction (Fig. 10 ). Using (15), we can calculate the transfer function of the filter around (3) . is a LPF due to the combination of the baseband and source admittances which due to the transparency of the switches is translated to a BPF around . The transfer function of the filter around can be found by using two terms of (15) . (3) where is: (4) and is . Subsequently, will be:
can be easily found by changing to in (5). Then, the total transfer function of the filter is described by (6) where and . To synthesize a 4th order BPF with bandwidth of BW(Hz) which is centered at and assuming that the desired LPF prototype is , the values needed for and are and , respectively. The bandwidth of the filter can be tuned by changing the value of while the value of is constant. In fact, the value determines the pass-band shape of the filter while the value of baseband capacitor determines the bandwidth of the filter. This feature can be used to accommodate multiple standards. For example for and , a tunable 4th order BPF with bandwidth of 20 MHz will result for pF and mS ( Fig. 10) . Moreover, Fig. 10 shows the suppression of BPFs at even harmonics of . 
IV. SPLITTING THE INPUT SIGNAL
In practice, the output resistance of is not zero and this leads to an interaction between the two paths which is undesirable and will impact the transfer function of the filter. Therefore, it is needed to split the input voltage to each path while having as little interaction as possible between the two paths. There are several options to do this. For example, two amplifiers can be exploited for this purpose but this limits the linearity of the filter. The next possibility is using the time domain signal splitting by series switches with each path which are clocked by two anti-phase clock signals at . For the proper operation of the filter in the time domain signal splitting, the clock signals of one path need to be shifted by compared to the clock signals of the other path which complicates the clock circuitry. Another option is to use relatively high capacitive impedances compared to the source resistance (Fig. 11) . Although it leads to an increase in the NF of the filter, exploitation of the series capacitors is chosen due to its simplicity and considerable increase in the quality factor of the filter compared to the other approaches. Therefore the filter shown in Fig. 11 will be the implemented filter.
A. The Effect of Series Capacitor on a Conventional 4-Path Filter
First, the effects of addition of a series capacitor to each path in Fig. 11 individually while assuming will be investigated. Intuitively, due to the fact that the input impedance of a 4-path filter imitates a parallel RLC tank, the addition of a series capacitor acts as an L-match [23] section and effectively increases the quality factor and the voltage gain of the filter. Moreover from Appendix, in Fig. 11 by assuming that and neglecting the mutual loading effect of each path on the other one, 2 will be:
The occurs at . As an example, for pF, pF and GHz, the center frequency of the filter will be MHz and the maximum gain will be dB (Fig. 12) . As can be seen, the gain has been increased by approximately 3.3 dB compared to a conventional 4-path filter. The quality factor of the filter can be approximated by . The improvement in Q can be significant, e.g., from 15 to 60 for the case given in Fig. 12 . SpectreRF simulation of one path in Fig. 11 with and without a series cap, pF, while and the other path is removed compared with mathematical derivation (7); pF and GHz. Fig. 12 . Also shown in Fig. 12 is a comparison between the calculated filter shape (7) and the simulation.
The NF at node for frequencies around by assuming that and neglecting the noise contribution of the second set of switches and loading effect of each path on the other one, is described in (8) (see (23) ):
pF, pF and GHz, the NF of the filter is approximately 4.5 dB. Despite the increase in voltage gain due to the usage of a series capacitor, the NF of the filter increases compared to a conventional 4-path filter. Simulations correspond to calculations within 0.2 dB.
B. Transfer Function of the Implemented Filter
In the presence of a frequency shift due to the cells, the transfer function shown in (7) needs to be modified. It is just needed to change to and in (7) to find and in Fig. 11 , respectively. By doing so, the total transfer function of the filter illustrated in Fig. 11 while neglecting the mutual loading effect of each path on the other one is described in: (9) where , and . To synthesize a 4th order BPF with bandwidth of BW(Hz) which is centered at and assuming that the desired prototype LPF is , the values needed for and are and , respectively. Interestingly, reducing the series capacitance lowers the required values for and for a certain bandwidth. To (9) where the mutual loading effect is not taken into account; pF, mS and pF.
achieve a bandwidth of 20 MHz at 1 GHz while is 1 pF, the values of and will be 20 pF and 0.5 mS, respectively. However without using , the required values are 95 pF and 2.3 mS (Fig. 10 ). This means that the total value of the baseband capacitances reduces from 380 pF to 80 pF in each path. Nevertheless, there is a tradeoff between the reduction in the value of series capacitor and the NF of the filter (see Subsection C). In Fig. 13 the simulated filter shape is compared with derived (9) . As can be seen, the mutual loading effect 3 of each path on the other one leads to 1 dB degradation in voltage gain in the pass-band of the filter. Because of the frequency dependency of the impedance of the series capacitors, two values of 1.7 pF and 1 pF are used for for GHz GHz and GHz GHz, respectively. The simulated transfer function of the proposed filter for center frequencies from 0.4 GHz to 1.2 GHz is illustrated in Fig. 14 . The maximum pass-band ripple is 0.6 dB.
It is interesting to mention that the same reduction in the baseband capacitance values can be achieved, if the series capacitors are substituted by series resistors. In this case, the required series resistance value in each path is around which leads to the noise figure of 9.3 dB while by utilizing the series capacitors, the noise figure of the filter will be 5.6 dB (see subsection C), respectively. 4 Finally, it should be mentioned that the N-path filters much like any hard switching mixers [24] suffer from folding-back from harmonics of to the pass-band of the filter at [14] . Increasing the number of phases relaxes this issue (folding back begins from where N is the number of phases [18] ). Moreover, folding back from harmonics of the , can be eliminated by a time-invariant wideband and fixed low-pass prefilter. The down-conversion of up-converted baseband noise to harmonics of in the receiver can be eliminated by using a harmonic rejection mixer [24] or a time-invariant wideband low-pass post-filtering. The phase noise of the clock signals can increase the NF of the filter because of the reciprocal mixing of out-of-band interferers to the pass-band of the filter [19] . 3 The mutual loading effect of each path on the other one can be distinguished in the simulation by driving each path with a separate input voltage source. 4 The noise contribution of the cells is not taken into account. 
C. NF of the Implemented Filter
The output voltage noise of the filter illustrated in Fig. 11 excluding the noise contribution of the cells is found in (24). In Fig. 15 , A comparison between the SpectreRF simulation and the mathematically derived equation has been made. As can be seen, the SpectreRF simulation and the derived equation closely match and not taking into account the mutual loading effect of each path on the other path introduces less than 5% error. The NF of the filter, not taking into account the noise contribution of the cells, is 5.6 dB. To take into account the noise contribution of the differential cells, first the transfer function of the equivalent baseband current noises in each path to the output of each path should be found (using the circuit shown in Fig. 16 ). Because of the limited bandwidth of the baseband nodes, only the low frequency contents of the baseband current noises are taken into account. A comparison between SpectreRF simulation and the derived equations (see (27) and (28)) for of the filter has been made in Fig. 16(c) . Consequently, the total NF of the filter will be (10) where (see (29)) is the noise figure of the filter without considering the noise contribution of the cells and (see (30)) is the noise excess factor due to the differential cells in both paths.
The equivalent output current noise of the differential cells ( Fig. 18(a) ) can be estimated by where is the degeneration resistance of the PMOS transistor in Fig. 18(a) . The noise contribution of the cells is heavily reduced by exploiting large transistors being heavily degenerated, which is possible thanks to using a high supply voltage for the baseband circuit since speed is not an issue here. A comparison between SpectreRF simulation of the total NF of the filter and its mathematical derivation (10) is illustrated in Fig. 17 . The calculated and simulated NF of the implemented filter are 9.6 dB and 9.8 dB, respectively.
Most of the noise comes from the cells and the source impedance transformation due to . Increasing the value of lowers the impedance transformation ratio but on the other hand it increases the loading effect of each path on the other one which leads to increase in the loss of the filter. Moreover, it leads to more area consumption (due to the baseband capacitors) and bigger values which indeed increases the noise contribution of the cells. Simulation shows the optimum range for the series capacitor is pF pF. Further increase in leads to excessive loss due to more interaction between the two paths and in contrast reducing the series capacitor increases the NF of the filter considerably. Exploiting pF leads to NF of 8.6 dB and dB voltage gain while using pF (our case), leads to NF of 9.8 dB and voltage gain of dB. of 1 pF is chosen over 2 pF because of less reduction in the voltage gain of the filter and 50% reduction in the area of the baseband capacitors.
V. REALIZATION
The filter was realized in 65 nm CMOS LP technology. The schematic of the proposed filter is illustrated in Fig. 18(b) . A modulo-4 ring counter has been used to obtain 4 non-overlapping clock signals with 25% duty cycle. The simplified block diagram of the quadrature clock generator with low phase error [24] is shown in Fig. 19 . A master clock (CLK) at 4 times the switching frequency is applied externally. A D flip-flop based divider divides the input clock by four and produces 4 clock signals with 25% duty cycle. Due to its lower power consumption and higher speed, D flip-flops based on transmission gates have been exploited [24] .
Every switch in the filter, which is realized by NMOS transistor, has been sized to obtain an on resistance of . Although the ultimate rejection of the filter is relatively independent from the choice of switch resistances, low switch resistances are chosen to reduce their noise and nonlinearity contributions and the mismatch between them. Nevertheless, increasing the size of switches will introduce more parasitic capacitance to the input and output port of the filter which reduces the voltage gain of the filter. In our case, parasitic capacitances introduced 2 dB reduction in the voltage gain of the filter. Moreover, utilization of larger switch transistors increases the dynamic power consumption and the LO leakage to the input port of the filter. Because the drain and source of each switch have a DC bias of 0.8 V, for proper operation (high linearity and low on resistance) of the switches, the low and high levels of the clock signals should be raised by pF) have been sized big enough to minimize the voltage loss due to the capacitive division between the ac-coupling capacitor and gate capacitance of the switches. The overlap between the adjacent clock signals reduces the voltage gain, quality factor and deteriorates the linearity of the filter. The PMOS transistors of inverters in Fig. 19 have been weakened compared to NMOS transistors to produce non-overlapping clocks (the crossing point of adjacent clocks has been lowered from to lower than the threshold voltage of switching transistors.). The transfer function of the filter for adjacent clocks having cross-points of and cross-points lower than are compared in Fig. 21 . As can be seen, the overlap between the adjacent clocks introduces about 1 dB reduction in the pass-band gain of the filter. Moreover, overlapping between the adjacent clock signals increases the noise figure by 0.6 dB.
The buffers that drive the switches have been sized to achieve rise and fall time of less than 30 ps. The implementation of the differential cells is depicted in Fig. 18(a) which draws 0.7 mA from 2.5 V. Due to the parasitic capacitance of the switches at input RF node which effectively increases the series capacitance, the value of the changed from 0.5 mS to 0.7 mS ( cells are slightly tunable). The length of each transistor is chosen to be 0.5 m to reduce the noise contribution and increase the output impedance. Resistive degeneration has been used to linearize the and lower the noise contribution further. The bias voltage of the input and output of the differential are equal and chosen to be 0.8 V. To obtain a bandwidth of 20 MHz, the baseband capacitors are 20 pF and made from accumulation-mode N-type MOS capacitors which are the densest on-chip capacitors. When they are biased , they are reasonably linear [25] . In our case, each baseband capacitor is biased at 0.8 V. In presence of mismatch among the baseband capacitors and cells of the BPF, any RF input at can be folded on top of the desired channel as a component at [26] . The folding is proportional to
. The large area of and cells greatly reduces the mismatch between them. Therefore the phase mismatch between the clocks is the dominant factor in reducing the image rejection [21] . Monte-Carlo Simulations show that the folding is dB for GHz and MHz. Each series capacitor which has two modes is made of two parallel MIM capacitors of 1 pF and 0.7 pF. The selection of the series capacitor value is in this way: for 0.7-1.2 GHz, is 1 pF and for 0.4-0.7 GHz is pF pF pF. The measurement interface has been illustrated in Fig. 20 . For NF, filter shape and out-of-band linearity measurements, two buffer stages have been added after the filter (port I). Moreover, to measure the in-band IIP of the filter while not being affected by the non-linearities in the buffers, a simple resistive divider has been used (port II). An ac-coupled differential amplifier is used to perform the subtraction and two push-pull stages are exploited for matching purposes. In the differential amplifier, the gates of the PMOS transistors are connected via a resistor to ground to increase the voltage headroom of the input transistors. In this way, the DC bias of the output voltage of the differential amplifier will be . To maintain the bandwidth and filter shape of the filter over process corners, the value of and should be programmable. Because the center frequency of the filter is set by an external clock frequency, the center frequency of the filter does not change. This is in contrast to -C filters [7] where a separate PLL is needed to correct the center frequency of the filter over process corners.
VI. MEASUREMENTS
The chip micrograph of the proposed filter is illustrated in Fig. 22 . The chip has been fabricated in CMOS LP 65 nm technology and the active area of the filter is 0.127 mm . The chip is mounted in a QFN24 package and tested on a printed circuit board. The measured transfer function of the filter is compared with the SpectreRF simulation of the proposed filter and a conventional 4-path filter in Fig. 23 (with the same baseband capacitor pF). As can be seen, the ultimate rejection and order of filter have been improved compared to conventional 4-path filters [20] . The tunability of the filter from 0.4 GHz to 1.2 GHz has been measured and illustrated in Fig. 24 . The measured results are in agreement with the simulation results shown in Fig. 14 within 0 .3 dB. The maximum pass-band ripple is around 0.4 dB. Although the BPFs at second harmonics of have been suppressed due to subtraction, the BPFs at odd harmonics of the still exist. The voltage gain of the filter at is times lower than the voltage gain of the filter at . As can be seen in Fig. 23 , there is almost 20 dB gain difference between the gain of filter at and . If more filtering is needed, an LTI low-pass filter or harmonic rejection mixer [24] can be utilized. A closer view of the filter shape measurements is illustrated in Fig. 25 . Because of the constant bandwidth nature of the N-path filters, the quality factor of the filter reduces as the center frequency of the filter reduces. In our case, the quality factor Q changes from 60 for GHz to 20 for GHz. In N-path filters, there is a direct trade-off between area (which is consumed by baseband capacitors) and quality factor. Furthermore, the quality factor can be enhanced by increasing the source resistance. The transfer function of 10 samples has been measured to demonstrate the consistency of the filter against mismatch. These measurements are shown in Fig. 26 . As can be seen, the filter shape is quite robust to the mismatch. The ultimate rejection of the filter is approximately 58 dB which is probably limited by the direct coupling between the input and output bond wires. The measured in-band IIP of the filter is 9 dBm which has been measured at port II in Fig. 20 while the simulated in-band IIP is 11 dBm. It is found in simulation that reducing the overlap between the adjacent clock signals (Lowering the cross-point of adjacent clocks to lower than the threshold voltage of switching transistors), increases the IIP of the filter by 1.8 dBm. Because of the high linearity of the switches and baseband capacitors, the linearity of the filter is mainly limited to cells. The measured out-of-band IIP for an offset frequency of 50 MHz is 29 dBm which was measured at port I in Fig. 20 . Due to the large amount of filtering before the buffers, the nonlinearity of the buffers is not important in the measurement of out-of-band IIP . Another measurement has been performed to check the persistency of the filter shape and its ultimate rejection when a large out-of-band interferer exists very near to the pass-band of the filter. The measured transfer function of the filter with and without a dBm continuous wave blocker which is located at MHz and MHz offset from the center frequency of the filter has been measured and compared in Fig. 27 and as can be seen, the filter is quite robust to the large out-of-band interferers. A dBm blocker located at MHz offset from the center frequency of the filter reduces the pass-band gain by 1.5 dB (At port II in Fig. 20) .
The LO leakage power to the input port of the filter is 60 dBm which is mainly caused by the capacitive mismatch in the switches. The measured NF of the filter is 10 dB (The noise of buffers is calculated from simulation and de-embedded from the measurement.) which is in agreement with the theory and simulation (Fig. 17) . Most of the noise comes from cells and the impedance transformation of the source resistance due to the series capacitors . A comparison between simulation and measurement has been done in Table I . Furthermore, a comparison between measurements and simulation results of NF and IIP over the whole band has been done in Fig. 28 . N-path filters for good linearity and low noise figure need clock signals with low rise and fall time to drive large switches which indeed raises the dynamic power consumption of the filter. The static power consumption is 7 mW over the tuning band and the dynamic power consumption varies from 5.8 mW to 14.4 mW. The filter is compared with [2] , [3] , [13] - [15] , [17] , [20] in Table II . We even added filtering-receivers [13] , [14] in the comparison table. Our filter outperforms Q-enhancement [3] and -C [15] filters from a linearity, noise and tunability point of view. According to [5] , the DR of -C filters depends on while the dynamic range of Q-enhancement filters depends on where is the quality factor of on-chip inductors.
-C filters need extra circuitry (gyrators) to synthesize inductors and Q-enhancement filters require extra circuitry (a negative impedance) to enhance the Q of on-chip inductors and these extra circuitries lead to a lower DR. However in the N-path technique, the required Q of the filter can be obtained by increasing and no extra active devices is needed. Therefore the Q of the N-path filter is decoupled from its DR. The DR [5] of the proposed filter is 95 dB in 1 MHz bandwidth. According to the FOM defined in [5] , the FOM of our filter is 146.4 dB-Hz/mW at GHz and 148.5 dB-Hz/mW at GHz which is higher than the FOM of the Q-enhancement filters [3] (129.2 dB-Hz/mW) and [4] (125.6 dB-Hz/mW). Compared to [14] , [20] , it has better pass-band shape and much higher rejection at RF frequencies. Moreover, this work has comparable out-of-band rejection and better pass band shape compared to [13] . The proposed filter is a good candidate for substituting the SAW filters used in IF section of a Super-Heterodyne receiver where the IF frequency can be adapted to actual interference conditions.
VII. CONCLUSION
A 4th order switched -C BPF technique is proposed to improve the filter shape and ultimate rejection of 4-path passive mixer filters. The technique exploits subtraction of output voltages of the two 2nd order 4-path band-pass filters with shifted center frequency. The frequency shift of the 4-path BPF is realized by coupling the baseband capacitor voltages via two differential transconductors, in either a clockwise or counter clockwise fashion. Capacitive splitting of the input signal is used to reduce mutual loading of the two 4-path BPFs and increase their quality factors. The center frequency of the filter is tunable form 0.4 GHz to 1.2 GHz with a bandwidth of around 21 MHz. The ultimate rejection of the filter is 55 dB and the in-band and out-of-band ( 50 MHz) IIP of the filter are 9 dBm and 29 dBm, respectively. The NF of the filter is 10 dB. The filter NF is similar to a typical mixer NF and therefore it is not suitable for antenna filter applications. Typically in fully integrated receivers, filtering is needed at different places along the receiver chain where our proposed filter can perform some of the required filtering, especially where tunability and integration are important. This filter is a good candidate for substituting the SAW filters used in IF section of a Super-Heterodyne receiver where the IF frequency can be adapted to actual interference conditions. Moreover, because the impedance level of an IF section is typically much higher than , the quality factor of the filter can be increased considerably compared to the case where is . The power consumption of the filter varies from 12.8 mW to 21.4 mW over the tuning frequency range. The filter has been fabricated in CMOS LP 65 nm technology and the active area is 0.127 mm .
APPENDIX
Firstly, the transfer function of an N-path filter with a generic source admittance and a generic but with limited bandwidth baseband admittance will be calculated. This formulas are used in the body of the paper to analyze the effect of the added cells on a conventional 4-path filter. Moreover based on these calculations, the effects of the addition of a series capacitor to the source resistance of a conventional 4-path filter on its transfer function and NF will be analyzed. Finally, the NF of the final filter shown in Fig. 11 will be calculated.
AN N-PATH FILTER WITH GENERIC SOURCE AND BASEBAND IMPEDANCES
With a derivation analogous to [8] , [18] and by assuming that: 1) is the number of phases and the duty cycle of the clock signals is , 2) is the switching frequency, 3) , 4) if there is an interaction between the baseband nodes (like the s in our case), the effective baseband admittance will be different for around , 5) to take into account the effect of the harmonics of , we define an effective source admittance 5 for around , , 6) is the Fourier coefficient of , and 7) each switch is modeled with an ideal switch in series with switch resistance and parasitic capacitance of the switches is not taken into account, the total transfer function of an N-path filter with a generic source admittance and a generic but with limited bandwidth baseband admittance (Fig. 29) can be written in the form of: (11) 5 In the case of , the effective source admittance will be . where is a folding back index term and is described by: (12) To find the transfer function of the filter with no net frequency translation, the in (11) should be zero. Consequently, will be:
can be found using superposition and substitution theorems and it will be . Furthermore, (11) can be exploited to find the folding back components from to (14) .
In the case of a resistive source admittance , the effective admittance of is simplified to . Therefore, (13) will be simplified to (15) . (15) where is a LPF due to the combination of a baseband admittance and a source resistance and described in (16). 6 (16) 6 Because each baseband admittance sees for th of the clock period, the effective resistance that each baseband admittance sees is . (12)- (14), the effects of a series capacitor with the source resistance (Fig. 30) on the transfer function of a 4-path filter can be investigated. In our case, and where and . By using (13) , the transfer function of the filter around can be found. Due to the limited bandwidth of the baseband admittances, only the two terms of (13) are of interest. (17) is found using (12) . (18) From (12) , the effective source admittance for input frequencies around by assuming that can be found. (19) It can be proven that Imag and . The real and imaginary parts of in terms of and have been illustrated in Fig. 31 . Interestingly as can be seen from Fig. 31, for , both real and imaginary parts of the can be well estimated by . Therefore by utilizing the mentioned approximation, (17) can be changed to: (20) Now, the effect of a series capacitor with source resistance on the noise figure of a conventional 4-path filter will be investigated. By using (14) , the output noise voltage at node can be found. 
By exploiting (17) , the gain of the 4-path filter with a series capacitor around is . Consequently, the NF at node is described in (23) . (23) NF CALCULATION OF THE IMPLEMENTED FILTER In this section we develop the material needed to derive the NF of the resultant filter shown in Fig. 11 . The total output noise voltage of the filter shown in Fig. 11 for (excluding the noise contribution of the differential cells and neglecting the mutual loading effect of each path on the other one) is found in a similar way as (21) . (24) Where and are: (25) and is . Note that the first term in (24) is due to the noise contribution of the switch resistances of the second set of switches. In fact, the noise of the switch resistances of the second set of switches is not subject to folding back issues and only the noise contents around will deteriorate the NF. Now, we will investigate the noise contribution of the differential cells. At first, the transimpedance of shown in Fig. 16 (a) will be found. Due to the differential cells and the differential stimulation of the circuit ( or ), and . By assuming that and writing the KCL at nodes and can be found by assuming that : (26) By exploiting and the fact that we are just interested in will be calculated.
(27) Interestingly, will be
To find the same transfer function for the filter shown in Fig. 16(b) , it is just needed to change to in (27) and (28). Consequently, the total NF of the filter will be where (29) is the noise figure of the filter without considering the noise contribution of the cells and (30) is the noise excess factor due to the differential cells in both paths.
(29) (30)
